

QEV2

Qseven 2.0 Evaluation Baseboard

Rev. B.0

Content

Page 1	MAIN
Page 2	Block Diagram
Page 3	Qseven 2.0 Connector
Page 4	PCIe Clock Buffer
Page 5	PCIe x1 Slot 1-3 / USB OTG
Page 6	PCIe x1 Slot 0 / miniPCIe
Page 7	Ethernet / 2x USB 2.0
Page 8	USB ReDriver / 2x USB 3.0
Page 9	4x USB 2.0 / USB Setup
Page 10	PCIe x16 for GCA / COM 2
Page 11	LVDS (eDP)
Page 12	SATA / SDIO
Page 13	Audio Codec Card Slot
Page 14	HDA Codec
Page 15	Super IO / COM 0-1
Page 16	LPC (GPIO) / I2C EEPROM / SPI / CAN
Page 17	POST display
Page 18	BATT / SPKR / Feature / FAN
Page 19	SVR +V5S, +V3.3S
Page 20	+V5A / SVR +V3.3A / Power LEDs
Page 21	ATX / DC Power Input
Page 22	Revision History

Variants

Base Components used on all options



for Qseven module assembly

#57000002 MQ7ALUBAR4H, Qseven aluminum bar, 4x M2.5, 70mmx5mmx5mm

#53000001 4x Machine Screw M2.5x5mm, pan head, philips, DIN7985/IS07045

#52500001 4x Flat Washer dia. 2.7mm, thickness 0.5mm

firmware

#63000025 QEVAP001 (to be programmed to U32)

uQseven


Mounting Hole PR240D106
Mounting Hole PR240D106

Label / Packaging


P24 ML0002

P22 MESDLABEL74x37

P23 MESDBAG356x457



Place close to
Qseven PCB
cooling plane



<Variant Name>


Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany


congatec
the rhythm of embedded computing

Title
MAIN


Size A3	Document Number QE2	Created LIK	Rev B.0
Date: Tuesday, June 03, 2014	Sheet 1	of 22	

Block Diagram







PCIE Lane 1




PCIe Lane 2








PCIe Lane 3




USB OTG




PCie Lane 0




Gigabit Ethernet (RJ45)




USB 2.0 with Wake On USB



USB ReDriver



USB 3.0








Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany

congatec
the rhythm of embedded computing

Title
USB ReDriver / 2x USB 3.0



Size A3	Document Number QEV2	Created LIK R	Rev B.0
Date: Friday, May 23, 2014	Sheet 8	of 22	

USB 2.0



ESD spec: +/-8kV contact (all pins)

USB setup








SW9 settings:
1: ON/OFF - USB 3.0 port 0 / USB 2.0 port 6, 7
2: ON/OFF - USB 3.0 port 1 / USB 2.0 port 4, 5
3: ON/OFF - USB port 2 to USB connector / to miniPCIE
4: ON/OFF - USB port 1 to microUSB / USB connector
(OFF by default - all USB 2.0 ports enabled)

D










1






Layout note: stubs as short as possible




0.5A continuous load max.
1A current limit typ.
2V UVLO

SATA Aux Power



cable Item# 14000032
2.5" HDD only















<Variant Name>

Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany







Title SATA / SDIO			
Size A3	Document Number QEV2	Created LIK R	Rev B.0
Date: Friday, May 23, 2014	Sheet 12	of 22	









Tied at one point only near or under the codec.



Congatec AG Aulwiesenstrasse 5 D-94469 Deggendorf Germany							
Title				HDA Codec			
Size				Document Number			
A3				QEV2			
Date:				Friday, May 23, 2014			
Sheet				14 of 22			
Created				LKR			
Rev				B.0			






<Variant Name>




congatec
the rhythm of embedded computing

Title		POST display	
Size A3	Document Number	Created LIKR	Rev 8.0
Date:	Friday, May 23, 2014	Sheet 17	of 22

PC BEEP




RTC/CMOS Battery




Jumper X17 settings:
1-2: Normal operation (default)
2-3: Battery disconnecting


Buttons




FAN




Feature




+3.3V Standby







+5V Standby




Power LEDs






Jumper X28 settings:
1-2: ATX PSU is controlled by SUS_S3# (default)
2-3: ATX PSU is controlled by SUS_S5#




Jumper X29 settings:
1-2: ATX PSU is controlled (default)
2-3: ATX PSU in AT mode



Jumper X49 settings:
1-2: +V5_SB from ATX PSU enabled (default)
2-3: +V5_SB from ATX PSU disabled



Jumper X43 settings:
1-2: PWGIN from PU (default)
3-4: PWGIN from ATX PSU
5-6: PWGIN from DC/DC



<Variant Name>

Congatec AG
Auwiesenstrasse 5
D-94469 Deggendorf
Germany



Title ATX / DC Power Input			
Size A3	Document Number QEV2	Created LIK R	Rev B.0
Date: Friday, May 23, 2014	Sheet 21	of 22	

Revision History

Rev. X.0	MAY/16/2013	LIKR	all	design created
Rev. A.0	OCT/25/2013	LIKR	all	Test points were changed to the same type.
			1	H8 connected to GND. Probe M33 was added.
			3	SDVO signals were connected to module. TP1-TP4 were removed.
			4	Test points were added - TP16, TP17.
			6	R275 was replaced by X36.
			10	SDVO signals were added for supporting Qseven 1.2 modules.
			14	Connection of S/PDIF IN and S/PDIF OUT was corrected.
			16	Option for supplying SPI socket from standby power rail was added.
				Connection of M13 switch was changed (M13 pin 3 is connected to SPI_HOLD# now). U43 and C16 were removed.
			18	Value of R264 was updated. U4 was changed for a new type.
Rev. B.0	JUN/04/2014	LIKR	5	USB OTG implementation (USB B connector was changed for micro USB AB)
			10	R92 was added (NA by default)
			13	HDA topology improvement